Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
Meet the speaker
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
Related resources
Accelerate consumer packaged goods innovation with consumer centricity
Navigate the CPG industry transformation with Siemens and Accenture. Learn consumer-centric strategies, omnichannel trends, and smart packaging to lead the market.
Accelerate your consumer product launch: Reach market 3X faster with Integrated Lifecycle Management
Revolutionize your product development with Siemens ILM, and streamline your path to market with 3x the speed and efficiency.
Transforming the CPG industry: Siemens & Accenture's innovative solution
Discover how Siemens and Accenture's innovative cloud-based solution revolutionizes CPG product development.