High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Opcenter Execution Discrete in Industrial Machinery
A better smart manufacturing system can improve supply chain efficiency and increase flexibility. Find out how in this white paper.
Overcoming industrial machinery challenges with the right digital infrastructure
Siemens Digital Industry Software launched “The Voice of Smart Digital Manufacturing,” a 10-part podcast series dedicated to the industry of…
Boost productivity and sustainability with shop floor integration
Manufacturers have traditionally kept IT and OT separate, but new opportunities are changing that landscape. Get this ebook and discover how manufacturing functions are growing closer to business systems.