High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Improve your Near Battlefield Repairs
Use of Solid Edge or NX to export to the 31K format and boost the operational capability of your systems.
Up to 3 times less energy: clean-tech coffee roaster innovators CEE and Ray & Jules present the sunny kind of coffee
Thanks to Ray & Jules, CEE can show the big players that their breakthrough innovation works. The CEE engineers proposed an out-of-the-box alternative to the traditional roaster thanks to some help from Siemens Xcelerator software…
How to get 30% off Solid Edge simulation products
Enhance product design process with Solid Edge simulation solutions. For a limited time, save 30% on Solid Edge simulation products with value-based licensing token packs. Leverage integrated FEA, CFD, and thermo-fluid system mode…