High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Meet the speaker
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Related resources
A hardware-centric approach to checking HLS code before synthesis
Excerpt from article: “A hardware-centric approach to checking HLS code before synthesis“ Finding coding problems in C++ or SystemC code…
Closing the Gap in Software Skills for Verification Engineers
I'm excited to announce next month's U2U (User-to-User) meeting, followed by a crucial technical training session that no hardware verification…
SLEC System Factsheet
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models