on-demand webinar

Hardware Accelerators – Exploring Power and Performance in Today’s AI

Estimated Watching Time: 17 minutes

Share

Picture of session's intro slide

The need for high-speed, low-power processing is at an all-time high. As emerging AI algorithms require thousands of computations, we can look to offload the processing from the CPU to a specifically designed hardware accelerator. This offboarding can lower the computation time, the power consumption, and the headache. Join us as we explore the design process from algorithm to hardware accelerator on a RISC-V processor as we quantify power consumption and performance.

Meet the speaker

Siemens EDA

Cameron Villone

Product Manager

Cameron has joined Siemens in August 2023 through the Atlas New Graduate Program. Cameron graduated from Rochester Institute of Technology with a Masters Degree in Electrical Engineering focusing on Robotics, Embedded Systems, and Computer Vision. Cameron has held previous student roles at General Motors and Texas Instruments. Cameron is currently working primarily on marketing for low-level power estimation and analysis with the PowerPro team.

Related resources

Engineering the future: The top trends driving the industrial machinery industry
E-book

Engineering the future: The top trends driving the industrial machinery industry

Discover the latest trends shaping the future of industrial engineering and how virtual design validation testing is playing a crucial role.

Technological innovations drive change for machine builders
White Paper

Technological innovations drive change for machine builders

Gain that competitive edge with smart, connected machines & Siemens comprehensive digital twin