on-demand webinar

Streamline GVT and flutter certification and realize the first flight faster and safer

Share

Streamline GVT and flutter certification and realize the first flight faster and safer

Demonstrating that an aircraft is free from flutter in the entire flight envelope is a mandatory requirement for aircraft certification. This a major milestone in the aircraft program and should be well prepared to avoid any delays or even worse, experience a catastrophic event.

A pre-requisite for any successful flutter testing campaign is having a good dynamic CAE model, validated via a full-scale modal test (GVT) of the aircraft. Such a ground vibration test is on the critical path towards first flight and simulation can give valuable insight on how to best instrument the structure and get the most information out of the campaign in the shortest possible time. Efficient correlation and updating tools then complete the model for accurate flutter simulations across all flight conditions to determine the flight & flutter schedule.

Watch this webinar and learn how a combined simulation and test approach can help you to accelerate the verification process linked to structural dynamics and flutter requirements.

Learn how to:

  • Efficiently prepare and execute a ground vibration test
  • Build accurate dynamic models for flutter predictions
  • Safely execute flutter tests

Related resources

Catapult High-Level Synthesis & Verification
Learning Center Library

Catapult High-Level Synthesis & Verification

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.

Porting Vivado HLS Designs to Catapult HLS Platform
White Paper

Porting Vivado HLS Designs to Catapult HLS Platform

High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).

Catapult for a Power Optimized ESL Hardware Realization Flow
White Paper

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
White Paper

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis

This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.