点播式网络研讨会

Optimize downstream processes in the oil and gas industry through product lifecycle management (PLM)

Realize LIVE | Teamcenter | Energy and utilities

预估观看时长:25 分钟

分享

Logo for Realize LIVE, a Siemens Digital Industries Software event for technical users, deployment managers, process leaders and partners
Optimize downstream processes in the Oil and Gas Industry through product lifecycle management (PLM)

Back to Realize LIVE content library

Watch this session to learn how to optimize downstream processes in the oil and gas industry through PLM. It focuses on increasing the overall efficiency of the customer ecosystem in terms of speed to market and cost reduction with Siemens technology. It explores the enablement of a digital unified platform over a Siemens cloud platform for Fortune 500 organizations that specialize in oil and gas.

How? The Teamcenter product lifecycle management (PLM) tool acts as a digital unified platform to connect people and processes across operational silos with a customer-centric, data-driven digital thread.

Back to Realize LIVE content library

主讲嘉宾简介

Siemens Digital Industries Software

Sukantra Sahoo

Service project manager

相关资源

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
Webinar

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation

CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Webinar

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis

Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
Webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
Webinar

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP

STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.

Alibaba: Innovating Agile Hardware Development with Catapult HLS
Webinar

Alibaba: Innovating Agile Hardware Development with Catapult HLS

At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.