点播式网络研讨会

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult

预估观看时长:17 分钟

分享

Title slide of session

As the algorithm complexity of semiconductor IP increases, design and verification times are lengthening, becoming a major factor delaying Time-To-Market (TTM). Accordingly, the semiconductor industry is focusing on securing competitiveness through PPA (Power, Performance, Area) optimization and exploring efficient development and verification methods for complex IPs. In this context, LG Electronics' SoC Center successfully designed a highly complex video encoder IP in a short period by adopting Catapult HLS. By leveraging the high-level design and verification capabilities of Catapult HLS, they were able to accelerate the design process and significantly reduce verification time. This resulted in greatly improved time and cost efficiency for IP development, and LG plans to increase the use of Catapult HLS in future development projects.

主讲嘉宾

LG Electronics

Jonghun Yoo

Senior Researcher, SoC Center

B.S. in Computer Engineering, Gwangwoon University, 2012. M.S in Computer Engineering, Gwangwoon University, 2014. SoC R&D Center, LG Electronics, 2014 ~ Present.

  • 2014 ~ 2016: Video Codec device driver development
  • Present: MPEG Encoder/Decoder IP & Low Latency Video Codec IP
    development
Siemens EDA

William Lee

Consultant Application Engineer

William Lee is consultant application engineer at Siemens EDA.
He is supporting Catapult HLS, which is a fast and effective RTL implementation of functions described in high level languages such as C/C++/SystemC.

He is particularly interested in HLS implementation of applications in the fields of video image processing and AI/ML.

He has also worked as an RTL design and verification support engineer, delivering QuestaSim digital logic simulator technical support and debugging, coverage closure, formal verification, and SV/UVM.

Before joining Siemens EDA in 2015, he had 6 years of experience in IP development and Soc mass production in various processes as an ASIC/SoC RTL design and verification engineer, including camera image signal processing, memory controller design, memory optimization, and low power design.

He holds a B.S and Ph.D.(ABD) degree from Hanyang University, electronics and electrical Engineering.

相关资源

面向重型装备行业的预测式分析软件
E-book

面向重型装备行业的预测式分析软件

西门子预测式性能工程可加快开发未来的重型装备,满足未来对合规和高产的要求。从这本全新发布的电子书中了解更多信息

通过持续改进流程提高性能工程设计成熟度
Video

通过持续改进流程提高性能工程设计成熟度

改善虚拟验证以优化装备性能并满足项目目标。

在重型装备工程中采用虚拟原型和整体建模
Analyst Report

在重型装备工程中采用虚拟原型和整体建模

以更低的成本开发更加创新的高性能重型装备。探索制造商能够用以提高性能工程成熟度的流程。