High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
Opcenter Execution Discrete 在工业机械行业中的应用
更好的智能制造系统可以改进供应链效率并提高灵活性。阅读本白皮书以了解详情。
通过车间集成提高生产力和可持续性
传统上，制造商将 IT 和 OT 分开，但新的机遇正在改变这一格局。获取此电子书，了解制造职能部门如何越来越贴近业务系统。