High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
满足产品需求和如期交付的杰出 PLM 策略
有关工程主管两大难题的调查结果——满足产品需求 (53%) 和如期交付 (45%)，可通过本电子书中介绍的五大策略解决。
什么是 PLM？为何选择云端 PLM？
什么是 PLM？了解快速、实惠的西门子云端 Teamcenter X 如何帮助更快将创新产品推向市场。了解更多信息。
数字化双胞胎和数字线程为智能、互联产品开发带来的 PLM 优势
阅读 Lifecycle Insights 推出的这本电子书，借助 PLM 的核心优势——数字线程和数字化双胞胎，交付智能、互联的产品。