High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
Optimize downstream processes in the oil and gas industry through product lifecycle management (PLM)
Watch this Realize LIVE on-demand session about how PLM impacts the overall efficiency of the customer ecosystem built on a unified digital platform.
Enabling MBSE integration with Teamcenter: The key to establishing digital continuity
This Realize LIVE on-demand webinar shares the key to establishing digital continuity to break barriers between concepting and detailed engineering.
Meeting the requirements of the digital thread with simulation process and data management
Watch to learn how companies are realizing the value and benefits of the digital thread with simulation solutions for process and data management.