High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
视频：消费品企业配方管理 - 简化配方开发流程
借助西门子企业配方管理，在几分钟内转换和扩展配方。简化生产并缩短试验时间。立即观看我们的视频，彻底改变配方开发流程。
聚配方管理软件和数字化转型之力，推动快消品行业的创新步伐
配方管理软件可以提高研发潜能，帮助您打造高复杂度的新产品。了解更多。
优化 CPG 加工中的配方开发
通过本次有关优化配方开发的网络研讨会，了解 CPG 制造行业如何推动创新效率。