High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
主讲嘉宾简介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
相关资源
通过仿真、测试和创成式设计加速产品开发
了解中小型企业如何通过使用仿真和测试来增强其制造流程，从而加速产品开发。
仿真驱动型设计 101：了解提前使用仿真如何能够加快设计流程
仿真驱动型设计能够改进流程吗？通过此深层信息图，了解仿真在设计和开发中的优势。
仿真驱动型设计时代已经到来
仿真驱动型设计时代已经到来。