High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
主讲嘉宾简介
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
相关资源
通过仿真、测试和创成式设计加速产品开发
了解中小型企业如何通过使用仿真和测试来增强其制造流程，从而加速产品开发。
仿真驱动型设计 101：了解提前使用仿真如何能够加快设计流程
仿真驱动型设计能够改进流程吗？通过此深层信息图，了解仿真在设计和开发中的优势。
仿真驱动型设计时代已经到来
仿真驱动型设计时代已经到来。