点播式网络研讨会

Catapult AI NN – From AI/ML Framework to Optimized RTL

预估观看时长:13 分钟

分享

Intro slide to session

As demand for Machine Learning increases, the need for custom hardware acceleration is exploding. Developing hardware that is optimally tuned for Performance, Power & Area (PPA) and optimized to the network and application delivers enormous competitive advantages in silicon. Designers working in AI/ML Frameworks such as TensorFlow, PyTorch have previously relied on “rule of thumb” or RTL design teams to assess the cost of implementation. Catapult AI NN now delivers a methodology and flow from “AI/ML Framework to RTL” enabling rapid exploration of network, quantization, design reuse factors on a layer-by-layer basis for PPA, generating production-ready custom RTL without needing extensive HLS knowledge or RTL skills.

主讲嘉宾简介

Siemens EDA

Stuart Clubb

Technical Product Management Director

Stuart is responsible for Catapult HLS Synthesis and Verification Solutions since July 2017. Prior to this role, Stuart had been successfully managing the North American FAE team for Mentor/Siemens and Calypto Design Systems and was key to the growth achieved for the CSD products after the Calypto acquisition. Moving from the UK in 2001 to work at Mentor Graphics, Stuart held the position of Technical Marketing Engineer, initially on the Precision RTL synthesis product for 6 years and later on Catapult for 5 years. He has held various engineering and application engineering roles ASIC and FPGA RTL hardware design and verification. Stuart graduated from Brunel University, London, with a Bachelors of Science.

相关资源

Xperi®: A Designer’s Life with HLS
Webinar

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th

High-Level Synthesis Verification Technologies and Techniques
Webinar

High-Level Synthesis Verification Technologies and Techniques

This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Webinar

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques

This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.