We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.

Meet the Speaker

Siemens EDA

Richard Langridge

AE Manager

Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.

Conteúdo informativo relacionado

Quick Teamcenter upgrade testing and load testing using Active Tester – codeless test automation for Teamcenter
Webinar

Quick Teamcenter upgrade testing and load testing using Active Tester – codeless test automation for Teamcenter

Watch this on-demand Realize LIVE session to learn about reducing testing time with a codeless test automation solution for Teamcenter.

Realize LIVE – Explore active reports in Active Workspace
Webinar

Realize LIVE – Explore active reports in Active Workspace

Watch this Realize LIVE on-demand session to learn how to build active reports in Teamcenter’s Active Workspace.

Achieve quality excellence with Teamcenter Quality
Webinar

Achieve quality excellence with Teamcenter Quality

Watch this Realize LIVE on-demand presentation session to stay updated on the latest developments and innovations in the Teamcenter Quality product line.