STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
발표자 소개
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
관련 자료
기계 가공업체의 경영진을 위한 디지털 제조 가이드
경영진이 디지털 제조를 통해 비즈니스를 혁신하여 시장 출시 속도를 앞당기고 위험을 줄이며 수익을 높이고 시장 내 입지를 강화하는 방법을 알아보십시오.
통합 프로젝트 관리 솔루션으로 미용 및 화장품 제조 혁신
본 eBook에서는 통합 프로그램과 라이프사이클 관리 솔루션을 적용해 제품 출시를 앞당길 때 얻을 수 있는 이점에 대해 알아봅니다.
전자산업의 디지털 트랜스포메이션 가속화
협업을 강화하고, 사일로를 허물고, 복잡한 프로세스를 간소화하는 포괄적인 5단계 프레임워크를 통해 전자제조 분야의 디지털 트랜스포메이션을 추진하는 방법을 알아보십시오.