온디맨드 웨비나

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult

예상 소요 시간: 17분

공유

Title slide of session

As the algorithm complexity of semiconductor IP increases, design and verification times are lengthening, becoming a major factor delaying Time-To-Market (TTM). Accordingly, the semiconductor industry is focusing on securing competitiveness through PPA (Power, Performance, Area) optimization and exploring efficient development and verification methods for complex IPs. In this context, LG Electronics' SoC Center successfully designed a highly complex video encoder IP in a short period by adopting Catapult HLS. By leveraging the high-level design and verification capabilities of Catapult HLS, they were able to accelerate the design process and significantly reduce verification time. This resulted in greatly improved time and cost efficiency for IP development, and LG plans to increase the use of Catapult HLS in future development projects.

발표자 소개

LG Electronics

Jonghun Yoo

Senior Researcher, SoC Center

B.S. in Computer Engineering, Gwangwoon University, 2012. M.S in Computer Engineering, Gwangwoon University, 2014. SoC R&D Center, LG Electronics, 2014 ~ Present.

  • 2014 ~ 2016: Video Codec device driver development
  • Present: MPEG Encoder/Decoder IP & Low Latency Video Codec IP
    development
Siemens EDA

William Lee

Consultant Application Engineer

William Lee is consultant application engineer at Siemens EDA.
He is supporting Catapult HLS, which is a fast and effective RTL implementation of functions described in high level languages such as C/C++/SystemC.

He is particularly interested in HLS implementation of applications in the fields of video image processing and AI/ML.

He has also worked as an RTL design and verification support engineer, delivering QuestaSim digital logic simulator technical support and debugging, coverage closure, formal verification, and SV/UVM.

Before joining Siemens EDA in 2015, he had 6 years of experience in IP development and Soc mass production in various processes as an ASIC/SoC RTL design and verification engineer, including camera image signal processing, memory controller design, memory optimization, and low power design.

He holds a B.S and Ph.D.(ABD) degree from Hanyang University, electronics and electrical Engineering.

관련 자료

블루닷: Catapult-HLS를 이용한 NN기반의 DeepField-PQO 설계 가속화
White Paper

블루닷: Catapult-HLS를 이용한 NN기반의 DeepField-PQO 설계 가속화

고화질 영상에 대한 시장의 수요 증가로 인해 높은 인코딩 비용에 대한 비디오 서비스 제공 업체의 부담이 커지고 있습니다. 이 문제를 해결하기 위해 블루닷은 비디오 인코딩 효율을 향상시키는 AI 기반의 CODEC용 전처리 DeepField-PQO 필터를 개발하였습니다. 블루닷은 필터를 FPGA용 IP로 빠르게 구현하기 위해 HLS를 활용하고, ASIC용으로는 Catapult HLS를 활용하였습니다.

Xperi®: A Designer’s Life with HLS
Webinar

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th