온디맨드 웨비나

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?

예상 소요 시간: 23분

공유

Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.

We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.

발표자 소개

Siemens EDA

Richard Langridge

AE Manager

Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.

관련 자료

제품 라이프사이클 관리를 통한 시간 절약
Video

제품 라이프사이클 관리를 통한 시간 절약

PLM(제품 라이프사이클 관리) 소프트웨어를 통해 제품 개발 시간을 최소화하는 방법을 알아보십시오.

Teamcenter X SaaS PLM이 제공하는 패스트 트랙
Video

Teamcenter X SaaS PLM이 제공하는 패스트 트랙

사용과 액세스가 쉬운 Teamcenter X SaaS PLM에 대해 알아보십시오.