온디맨드 웨비나

Fermilab: Bridging Machine Learning and Hardware Design with hls4ml and Catapult HLS

예상 소요 시간: 35분

공유

Fermilab introduces their partnership with Siemens to provide full integration with the Catapult HLS design and verification flow, describe some projects that have already benefitted from hls4ml, and outline future directions.

hls4ml is an open-source framework that transforms machine learning models from popular software libraries such as TensorFlow and PyTorch into hardware accelerators for FPGA and ASIC flows through High-Level Synthesis (HLS). It aims to optimize ML models for the constraints of hardware implementation while preserving accuracy. This optimization is achieved through a carefully tailored library of ML layers for HLS, a simplified set of configuration knobs, and techniques, such as quantization-aware training. The hls4ml framework facilitates a streamlined HLS design flow, allowing early estimates and accelerating the power, performance, and area optimization. Originally developed to meet the needs of particle physics experiments, hls4ml has broadened its application scope to support various scientific and industrial projects where low latency, high throughput, and energy efficiency are crucial. In this presentation, we introduce our partnership with Siemens to provide full integration with the Catapult HLS design and verification flow, describe some projects that have already benefitted from hls4ml, and outline our future directions.

발표자 소개

Fermilab

Giuseppe Di Guglielmo

Senior Engineer

Giuseppe Di Guglielmo is a Senior Engineer at Fermilab specializing in system-level design and hardware acceleration for AI/ML. He currently works with scientists to develop intelligent detectors for harsh environments with ultra-low latency needs. Recent projects include designing radiation-resistant ML-enriched chips for the Large Hadron Collider and integrating ML algorithms for quantum readout and control into hardware operating at cryo temperatures. Before joining Fermilab, Giuseppe was a Research Scientist at Columbia University in New York and a postdoc at Tokyo University. He holds a Ph.D. in Computer Science and has over 10 years of experience with high-level synthesis for ASIC and FPGA design. He actively contributes to open-source communities for SoC design and AI/ML acceleration, such as ESP and hls4ml.

관련 자료

블루닷: Catapult-HLS를 이용한 NN기반의 DeepField-PQO 설계 가속화
White Paper

블루닷: Catapult-HLS를 이용한 NN기반의 DeepField-PQO 설계 가속화

고화질 영상에 대한 시장의 수요 증가로 인해 높은 인코딩 비용에 대한 비디오 서비스 제공 업체의 부담이 커지고 있습니다. 이 문제를 해결하기 위해 블루닷은 비디오 인코딩 효율을 향상시키는 AI 기반의 CODEC용 전처리 DeepField-PQO 필터를 개발하였습니다. 블루닷은 필터를 FPGA용 IP로 빠르게 구현하기 위해 HLS를 활용하고, ASIC용으로는 Catapult HLS를 활용하였습니다.

Xperi®: A Designer’s Life with HLS
Webinar

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th