STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
講演者の紹介
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
関連情報
機械工場向けデジタル・マニュファクチャリング・ガイド (エグゼクティブ編)
デジタル・マニュファクチャリングを通じて事業を変革し、市場投入期間を短縮してリスクを低減する方法と、利益率を改善して市場ポジションを高める方法を学びましょう。
統合プロジェクト管理ソリューションによる美容製品製造のイノベーション
この電子ブックは、プログラムと製品ライフサイクルを統合的に管理して、製品を短期間で市場に投入することのメリットについて説明します。
エレクトロニクスのデジタル・トランスフォーメーションを加速
包括的な「5ステップのフレームワーク」を通じて、エレクトロニクス製造のデジタル・トランスフォーメーションを推進し、コラボレーションを強化するとともに、サイロ化を解消して複雑なプロセスを合理化する方法を学びます。