High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
講演者の紹介
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
関連情報
CPG製造における調製品開発の最適化
このウェビナーでは、調製品開発を最適化してCPG製造のイノベーションを効率化する方法を学びます。
デジタライゼーションを通じて、紙、インク、エネルギーの消費量を削減し、持続可能性を向上
デジタライゼーションを通じて、紙、インク、エネルギーの消費量を削減し、持続可能性を向上
ビデオ: 消費財 (CPG) 向けEnterprise Recipe Management - レシピ開発プロセスを効率化
シーメンスのEnterprise Recipe Managementで素早くレシピを変貌させ、スケールアップさせましょう。生産を合理化し、試用時間を短縮します。こちらのビデオをご覧になると、レシピ開発プロセスに革命を起こす方法が分かります。