High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
À propos de l'intervenant
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Ressources associées
Digital image correlation for aircraft materials and structural testing
Watch this webinar on aircraft materials and structural testing to learn how digital image correlation alleviates limitations and offers new insights.
Cinq façons de rationaliser la certification des avions grâce au numérique
Accélérer la certification des avions Intégrez la vérification et la certification dans le développement des produits grâce à la continuité numérique et aux jumeaux numériques.