webinaire à la demande

FNAL: Ultrafast Neural Networks for On-Detector Edge Processing in Resource-Constrained Extreme Radiation Environment

Ultrafast Neural Networks for On-Detector Edge Processing in Resource-Constrained Extreme Radiation Environment

Partager

 FNAL demos that a NN autoencoder model can be implemented in a radiation-tolerant ASIC to perform lossy data compression. This alleviates the data transmission problem while preserving the detector energy profile's critical info.

Fermi National Accelerator Laboratory will demonstrate that a neural network (NN) autoencoder model can be implemented in a radiation-tolerant application-specific integrated circuit (ASIC) to perform lossy data compression alleviating the data transmission problem while preserving critical information of the detector energy profile. This AI algorithm enables specialized compute capability and has been optimized for data compression in the trigger path of the High-Granularity Endcap Calorimeter (HGCal), an upgrade for the Compact Muon Solenoid (CMS) experiment for the high-luminosity LHC (HL-LHC). The implementation of a complex neural network algorithm demonstrates the effectiveness of Catapult High-Level Synthesis (HLS) based design automation flow utilizing the hls4ml framework for developing design IP for ASICs. The low-power, low-latency hardware accelerator is designed to explore the use of unsupervised machine learning methods to obtain 7x to 16x data compression at inference rates of 40 MHz. The objective encoding can be adapted based on detector conditions and geometry by updating the trained weights. The design has been implemented in an LP CMOS 65 nm process. It occupies a total area of 2.5 mm2, consumes 80 mW of power and is optimized to withstand approximately 200 MRad ionizing radiation.

Ressources associées

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
Webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
Webinar

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP

STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
Webinar

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation

CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Webinar

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?

Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.

Alibaba: Innovating Agile Hardware Development with Catapult HLS
Webinar

Alibaba: Innovating Agile Hardware Development with Catapult HLS

At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.

Space Codesign High-Level Synthesis for Hardware/Software Architectural Exploration of an Inferencing Algorithm
Webinar

Space Codesign High-Level Synthesis for Hardware/Software Architectural Exploration of an Inferencing Algorithm

Space Codesign Seminar: design flow including HW/SW co-design & HLS that allows developers to migrate compute intensive functions from software running on an embedded processor to a hardware based accelerator.