Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
Conoce al invitado
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
Recursos relacionados
Leveraging the power of Solid Edge simulation on hybrid mesh models
Watch this Realize LIVE on-demand presentation to learn how to leverage the power of Solid Edge simulation on hybrid mesh models.
From design to real with Solid Edge manufacturing
Watch this Realize LIVE on-demand presentation to learn about powerful manufacturing tools available within the Solid Edge portfolio.
Improving the downstream consumption of engineering data with Solid Edge Inspector
Watch this Realize LIVE on-demand presentation about a new feature in Solid Edge 2023 – Solid Edge Inspector.