Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
Conoce al invitado
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
Recursos relacionados
HLS for Vision and Deep Learning Hardware Accelerators Seminar
8 part technical HLS video series with real examples applying it to computer vision and deep learning implementation.
Rapid Algorithm to HW: Using HLS for Computer Vision and Deep Learning Seminar
How HLS helps project teams rapidly & accurately explore power/performance of algorithms, quickly get to FPGA implementations to create demonstrator/prototypes & use same source RTL IP for ASIC implementation.
Edge Detection Walkthrough Video Series
9-part series provides a step-by-step walkthrough of what's needed to take a C++ floating-point algorithm all the way to optimized RTL using Catapult.