Multi-clock designs are subject to metastability, which causes mismatches between traditional simulation and silicon reality.