STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
High-Level Synthesis has the great advantage of keeping the design at an algorithmic level, simplifying the translation into RTL. High-Level Verification at C++ level can help to catch several bugs in the earliest stage of the design. The usage of the UVMF (UVM Framework), generated by Catapult, is a good starting point to complete the verification at RTL Level. STMicroelectronics presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) as well as a method to add constraints to the random values generated in UVMF.
Meet the speakers
Stefano Moncalvo
MSc Electronic Engineering student
MSc Electronic Engineering student at Politecnico di Torino, specializing in embedded systems. Currently working on the master’s thesis, developing a verification flow for High-Level Synthesis IPs in collaboration with STMicroelectronics.
Martino Zerbini
Digital Design Engineer
Martino Zerbini joined STMicroelectronics in 2006 as Digital Design Engineer. He started using CatapultC in 2010 and introduced its usage inside the Audio Division design team. The main activity was the development of DSP part of Class-D amplifiers. Later he moved inside the MEMS Actuator Division developing laser and micro-mirror drivers. Since 2019, Martino focused his interests on Digital Verification, he is responsible for developing and executing an integrated strategy for the chip verification. From 2021 this includes IPs developed with CatapultC.
Related resources
SLEC System Factsheet
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.