on-demand webinar

Solutions for the Design and Verification of 5G SoCs

Share

Design and Verification of 5G SoCs

Webinar Overview

This webinar explains how 5G standards are opening the world of hardware development to anyone that can build the best, cost-effective products. At the heart of many of those products is the system on chip (SoC) that needs to be designed and verified within the context of the overall system. Many companies are involved in 5G SoC development, delivering solutions that match the many configurations needed for different rural and city density requirements. Because there are so many hardware and software configurations and use cases, design and verification of the SoC is critical. That is why Siemens EDA has integrated pre- and post-silicon design and verification solutions.

Attend this webinar to learn how the Catapult HLS platform, Questa verification platform, and Veloce HW-assisted verification system enable integrated and reliable design and verification solutions for 5G system design.

What you will learn

  • Why 5G dramatically increases design complexity
  • How Siemens EDA tools help address the complexity challenges
  • Why Catapult HLS minimizes the issues of changing standards
  • Strategies for reducing project variability with Questa
  • How Veloce helps to maximize your emulation and post-silicon testing environment

    • Who should attend

  • Design engineer
  • RTL designer
  • RTL engineer
  • Verification engineer
  • Validation engineer

    • Meet the speakers

    Siemens EDA

    Ron Squiers

    Solutions Technologist, MED

    Siemens EDA

    Stuart Clubb

    Technical Product Management Director

    Siemens EDA

    Joe Hupcey

    ICVS Product Manager

    Related resources

    Design & verify 5G systems, Part 2
    White Paper

    Design & verify 5G systems, Part 2

    With Veloce X-STEP, partners can exchange fronthaul test configurations in an executable format to enable ecosystem-wide cooperation, thorough verification, and interoperability between devices from different vendors.

    Veloce X-STEP O-RAN
    Fact Sheet

    Veloce X-STEP O-RAN

    With its unique O-RAN test capabilities, Veloce X-STEP ensures accurate protocol implementation and packet timings and, as a result, full interoperability between Fronthaul devices.

    Catapult High-Level Synthesis and Verification Fact Sheet
    Fact Sheet

    Catapult High-Level Synthesis and Verification Fact Sheet

    Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

    Questa Verification Solution
    Fact Sheet

    Questa Verification Solution

    The Questa verification solution is an assemblage of technologies, methodologies, and libraries for modern ASIC and FPGA designs. Questa continues to evolve in response to the growing complexity of SoC designs.