Solutions for the Design and Verification of 5G SoCs
Webinar Overview
This webinar explains how 5G standards are opening the world of hardware development to anyone that can build the best, cost-effective products. At the heart of many of those products is the system on chip (SoC) that needs to be designed and verified within the context of the overall system. Many companies are involved in 5G SoC development, delivering solutions that match the many configurations needed for different rural and city density requirements. Because there are so many hardware and software configurations and use cases, design and verification of the SoC is critical. That is why Siemens EDA has integrated pre- and post-silicon design and verification solutions.
Attend this webinar to learn how the Catapult HLS platform, Questa verification platform, and Veloce HW-assisted verification system enable integrated and reliable design and verification solutions for 5G system design.
What you will learn
Who should attend
Meet the speakers
Ron Squiers
Solutions Technologist, MED
Stuart Clubb
Technical Product Management Director
Joe Hupcey
ICVS Product Manager
Related resources
Xperi®: A Designer’s Life with HLS
This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th
High-Level Synthesis Verification Technologies and Techniques
This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.