NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Catapult High-Level Synthesis has been successfully employed within NVIDIA for multiple generations of system-on-chip research demonstrations. This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations to identify and fix performance bugs.
Meet the speaker
Nathaniel Pinckney
Senior Research Scientist
Nate Pinckney received his B.S. degree in engineering from Harvey Mudd College in 2008, and his Ph.D. in electrical engineering from the University of Michigan in 2015. He has authored or coauthored over 40 publications in the areas of high-level synthesis methodologies, low-power VLSI design, and cryptographic accelerators. In 2015, he joined NVIDIA in Austin, TX.
Related resources
SLEC System Factsheet
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
DVCon 2025: A must for hardware design and verification engineers
I've attended every DVCon US conference since its inception, over 30 years ago. I've also given keynotes at DVCon India.…