Nokia: Experience in Adopting HLS and HLV Methodology
Ever increasing requirements for shorter time to market and better resource usage are challenging us to explore different ways on how to improve our design and verification methodology. One of the solutions Nokia has explored is raising abstraction level in both RTL design and verification with the help of High-Level Synthesis and Verification tools.
Meet the speaker
Eerik Niskanen
IP verification lead in Nokia Digital Front End ASIC
Eerik has been working in Nokia since 2019. He is currently focusing on UVM and High Level Verification and is a key member of HLS core team for Digital Front End SoCs.
Related resources
How-to guide: A better way to make a single, accurate BOM (Bill of Materials)
Modern PLM solutions with integrated bill of materials software simplifies BOM management.
How-To Guide: Better Design Engineering Collaboration
How to guide for better engineering collaboration and ECAD MCAD coordination across design teams. Increase engineering productivity. Drive innovation.
How-to Guide: Design Release and Accelerating the Engineering Design Review
Stop missing deadlines because of lengthy engineering design reviews and begin hitting design release deadlines with a better product lifecycle ...