In multiple markets, achieving low-power is no longer a “good to have” but a “must have” trait for many IPs. For the most effective low-power design, IPs need to be “low-power qualified” early in the design cycle as power reduction techniques are most effective at the early design stage (during micro-architecting). PowerPro’s “Early Design Checks” for low-power help IP designers easily find structural and functional redundancies in the design and identify and quantify “low-effort, high return” potential power saving opportunities early in the design cycle, even when RTL may be raw and vectors may not be available. IP design teams and management can qualify their IPs for power by specifying objective criteria for these checks and optimizing IPs that fail these checks. IP power can be tracked and the reduction trend may be observed; providing a complete design-for-low-power methodology.
Principal Product Manager for PowerPro
Qazi is the Principal Product Manager for PowerPro low-power platform at Siemens EDA. He has over 17 years of experience spanning across ASIC/FPGA design and EDA.