on-demand webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

Estimated Watching Time: 31 minutes

Share

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.

Meet the speaker

Siemens EDA

Vlada Kalinic

SystemC Product Specialist

Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.

Related resources

Leveraging process automation to accelerate PCB designs
Technology Overview

Leveraging process automation to accelerate PCB designs

Optimize productivity and avoid work-arounds using tools designed to handle advanced PCB manufacturing & performance technologies. Automation and abstraction applied to layout, with high-speed-aware constraints accelerate design.

Xpedition enables interactive PCB routing aids
Product Demo

Xpedition enables interactive PCB routing aids

This video demonstrates Xpedition’s PCB routing aids features such as interactive trace width changes, gloss spreading, trace centering, and automatic removal of unused pads.

Leveraging 3D layout to optimize PCB designs
White Paper

Leveraging 3D layout to optimize PCB designs

This paper describes six ways to maximize the benefits of 3D PCB design for an easy understanding of the physical product, enabling identification of ECAD-MCAD problems early in the design cycle and avoiding costly re-designs.