Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc. HLS tools are expected to synthesize this code to RTL which can be input to the traditional RTL downstream flow (RTL / GDS) RTL lint / formal check tools cannot be run on HLS RTL (as the errors cannot be correlated to HLS source code) Onespin systemC/C++ extension DV help to overcome this challenge. This session will be presented by Siemens on behalf of Infineon Technologies AG.
Meet the speaker
Vlada Kalinic
SystemC Product Specialist
Vlada Kalinic is the SystemC Product Specialist at Siemens EDA, and is involved in the evaluations with the new customers as well supporting the current portfolio of the customers to improve the current SystemC flows. Vlada has also another role, as Product Specialist of EC-FPGA in OneSpin. Vlada holds a master’s degree with honors in Electrical and Computer Engineering, Embedded Systems and Algorithms from the University of Novi Sad (Serbia). Prior to Mentor/Siemens, Vlada worked with OneSpin for 5+ years and was involved in various successful evaluations with SystemC and EC-FPGA customers.
Related resources
The executive’s guide to digital manufacturing for machine shops
Learn how executives transform their business with digital manufacturing, achieving faster speed-to-market, reduced risk, increased margin, and enhanced market position.
Innovation in Beauty & Cosmetic Product Manufacturing with Integrated Lifecycle Management
This eBook explores the advantages of applying integrated lifecycle management to help you launch your products to market faster.
Accelerate digital transformation in electronics
Learn how to drive digital transformation in electronics manufacturing through a comprehensive five-step framework that enhances collaboration breaks down silos and streamlines complex processes.