on-demand webinar

HW Acceleration with High-Level Synthesis

Estimated Watching Time: 26 minutes


HW Acceleration with High-Level Synthesis User2User Session

Embedded systems continue to see increasing demands for compute capability. Processor speeds however are not increasing sufficiently to meet these demands. One approach is to move functions from software running on general purpose CPU into bespoke hardware accelerators. Hardware accelerators have much greater parallelism and reduce data movement, enabling them to dramatically exceed the performance and efficiency of software. This session will introduce High-Level Synthesis, a technology that allows a developer to take a C++ function and automatically compile it into an RTL hardware description, suitable to be deployed into an ASIC or FPGA.

Meet the speaker

Siemens EDA

Richard Langridge

AE Manager

Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.

Related resources