High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Follow the PLM keys to success in the semiconductor industry
Siemens Software Product Lifecycle Management systems for semiconductor companies helps achieve an efficient balance of business and engineering. PLM also optimizes sustainability, profitability, and innovation.
How to improve semiconductor lifecycle traceability and product quality
Achieve end-to-end traceability and maximize product quality with the right semiconductor lifecycle approach. Learn more.
Semiconductor Lifecycle Management
- Pre-configured, industry-specific process flows and data models. - Elevate quality while providing complete traceability for faster product acceptance and reduced time to market. - Semiconductor solutions provide full control, c…