on-demand webinar

High-Level Synthesis Verification Technologies and Techniques

Estimated Watching Time: 17 minutes

Share

Picture of session's intro slide

When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

Meet the speaker

Siemens EDA

David Aerne

Verification Technologist

Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.

Related resources

Streamline bid and tender management while enabling continuous energy project compliance
Webinar

Streamline bid and tender management while enabling continuous energy project compliance

Watch for our webinar to learn about using Polarion to streamline your bid and tendering processes while ensuring regulatory compliance throughout the project lifecycle.

Safety Lifecycle Evaluation Part 2: The Data is Compelling
Blog Post

Safety Lifecycle Evaluation Part 2: The Data is Compelling

Introduction This post builds upon the first post titled Key findings of a safety critical lifecycle evaluation. Simply put, productivity…

Polarion connector for IBM Rhapsody 2503
Blog Post

Polarion connector for IBM Rhapsody 2503

We are excited to present our latest release, the Polarion Connector for IBM Rhapsody 2503. In this update, we've added…