High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Proposed standardization of chiplet models for heterogeneous integration
The benefits provided by the heterogeneous integration of chiplet devices into advanced ic packaging is driving demand in new markets.
Taking 2.5D/3D IC physical verification to the next level
Engineers working on multi-die, multi-chiplet 2.5/3D designs can use Calibre 3DStack checks to verify die alignment for proper connectivity and electrical behavior, while the precheck mode catches data/setup issues before runs.
Discontinuities Are Driving Innovation in 3D-IC Package Design and Verification
Disruption and discontinuity are often the hallmarks of progress. Multi-chip packages (MCP) or System-In-Package