on-demand webinar

High-Level Synthesis Verification Technologies and Techniques

Estimated Watching Time: 17 minutes

Share

Picture of session's intro slide

When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

Meet the speaker

Siemens EDA

David Aerne

Verification Technologist

Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.

Related resources

Accelerate product development with simulation & testing and generative design
E-book

Accelerate product development with simulation & testing and generative design

Learn how SMBs can accelerate product development by using simulation and testing to enhance their manufacturing process.

Simulation-driven design 101: see how using simulation early can speed up your design process
Infographic

Simulation-driven design 101: see how using simulation early can speed up your design process

Can simulation-driven design improve your processes? Find out the advantages of simulation in design and development in this in-depth infographic.

The age of simulation-driven design is here
Video

The age of simulation-driven design is here

The age of simulation-driven design is here.