High-Level Synthesis Verification Technologies and Techniques
When designing with High-Level Synthesis (HLS) many have questions regarding verification. Waiting to verify until you have post-HLS RTL is too late and too inefficient. This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Meet the speaker
David Aerne
Verification Technologist
Dave Aerne is a Verification Technologist within the Calypto Systems Division, focusing on HLV (High-Level Verification) solutions. His particular areas of expertise are the UVM and Verification IP. Prior to joining the EDA industry, he gained over 18 years of SoC Design and Verification experience in various roles at semiconductor companies and fabless startups. Dave received a BSCompE from the University of Illinois at Urbana-Champaign and a MSCompE from National Technological University in Fort Collins, Colorado.
Related resources
Optimize formulation development in CPG manufacturing
Learn how to drive innovation efficiency in CPG manufacturing with this webinar on optimizing formulation development.
Using digitalization to enhance sustainability by reducing consumption of paper, ink and energy
Using digitalization to enhance sustainability by reducing consumption of paper, ink and energy
Video: Enterprise Recipe Management for consumer packaged goods - Streamline your recipe development process
Transform and scale up your recipes in minutes with Siemens Enterprise Recipe Management. Streamline production and reduce trial times. Watch our video and revolutionize your recipe development process today.