High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Meet the speaker
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Related resources
Assess your PLM cost of ownership with Forrester Consulting TEI
Download a copy of the TEI analysis to build a business case for why it’s time to make the move to Teamcenter X.
Lifecycle management for your product saves time
Learn how product lifecycle management (PLM) software can help companies minimize time spent on product development
Take the Fast Track with Teamcenter X SaaS PLM
Take a look at Teamcenter X software-as-a-service product lifecycle management (SaaS PLM) that's easy to use and easy to access.