High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Meet the speaker
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Related resources
Proposed standardization of chiplet models for heterogeneous integration
The benefits provided by the heterogeneous integration of chiplet devices into advanced ic packaging is driving demand in new markets.
Semiconductor Engineering Article: Preparing for 3D ICs
In this article, Semiconductor Engineering interviewed industry experts to learn more about preparing for 3D ICs and their impact on current tools and workflows.
Discontinuities Are Driving Innovation in 3D-IC Package Design and Verification
Disruption and discontinuity are often the hallmarks of progress. Multi-chip packages (MCP) or System-In-Package