High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
We will look at how C++ and SystemC/MatchLib High-Level Synthesis is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL in a faster time with lower cost. For those still working in the RTL Design space, we will touch on our leading-edge technology for Power Optimization with PowerPro Designer and Optimizer. You won’t be first, but you don’t have to be last.
Meet the speaker
Richard Langridge
AE Manager
Richard Langridge works for Siemens EDA as an Application Engineering Manager. Richard has more than 30 years of experience in EDA and design, ranging from RTL Synthesis and Low-Power to High-Level Synthesis (HLS) and Formal Methods. Richard manages Low-Power engagements in a variety of Semiconductor customers.
Related resources
Unleash the power of an integrated CAE workflow for efficient design of fast boats
Learn how you can create a propulsion system with systems simulations and deploy it in a computational fluid dynamics (CFD) self-propulsion simulation to assess the maximum speed.
How to design a ship using a simulation-driven approach
Watch this webinar to learn how digital tools can change your approach on how to design a ship. Ensure all requirements are met and remove the design spiral from your process.
The future of ship design and engineering
Remain in control of the design spiral with a digital thread approach to ship design and engineering