Catapult HLS for RTL Teams - What You Need to Know
Catapult® HLS is a key competitive technology in several emerging markets like machine learning and vision. In this webinar, we cover both an introduction to Catapult HLS and what’s new. In particular, how Catapult is expanding to cover a more complete ecosystem around C-based design and how this solution from Mentor provides benefits to users beyond just synthesis. If you want to know what is new in HLS and might be concerned that your competitors are moving ahead with this technology and you are not, this is your opportunity to connect with the Catapult team.
What you will learn:
- How to adopt HLS and be successful
- HLS tool flow and verification methodology overview
- SystemC vs C++ and why C++ is winning the productivity battle
- Code examples for HLS
Who should attend:
- Engineering Directors who need faster design cycles and lower
verification costs than RTL design provides - RTL Design and verification managers who need to improve team
productivity - RTL Designers concerned that RTL might no longer be enough to
compete
Meet the speaker
Stuart Clubb
Technical Product Management Director
Stuart is responsible for Catapult HLS Synthesis and Verification Solutions since July 2017. Prior to this role, Stuart had been successfully managing the North American FAE team for Mentor/Siemens and Calypto Design Systems and was key to the growth achieved for the CSD products after the Calypto acquisition. Moving from the UK in 2001 to work at Mentor Graphics, Stuart held the position of Technical Marketing Engineer, initially on the Precision RTL synthesis product for 6 years and later on Catapult for 5 years. He has held various engineering and application engineering roles ASIC and FPGA RTL hardware design and verification. Stuart graduated from Brunel University, London, with a Bachelors of Science.
Related resources
Rapid Algorithm to HW: Using HLS for Computer Vision and Deep Learning Seminar
How HLS helps project teams rapidly & accurately explore power/performance of algorithms, quickly get to FPGA implementations to create demonstrator/prototypes & use same source RTL IP for ASIC implementation.
Machine Learning at the Edge: Using HLS to Optimize Power and Performance
Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical.
AI Accelerator Ecosystem: An Overview
Catapult HLS offers an AI accelerator ecosystem providing AI designers an environment to jumpstart their projects. This ecosystem provides resources from IP libraries to full toolkits with real working designs.