on-demand webinar

Catapult AI NN – From AI/ML Framework to Optimized RTL

Estimated Watching Time: 13 minutes

Share

Intro slide to session

As demand for Machine Learning increases, the need for custom hardware acceleration is exploding. Developing hardware that is optimally tuned for Performance, Power & Area (PPA) and optimized to the network and application delivers enormous competitive advantages in silicon. Designers working in AI/ML Frameworks such as TensorFlow, PyTorch have previously relied on “rule of thumb” or RTL design teams to assess the cost of implementation. Catapult AI NN now delivers a methodology and flow from “AI/ML Framework to RTL” enabling rapid exploration of network, quantization, design reuse factors on a layer-by-layer basis for PPA, generating production-ready custom RTL without needing extensive HLS knowledge or RTL skills.

Meet the speaker

Siemens EDA

Stuart Clubb

Technical Product Management Director

Stuart is responsible for Catapult HLS Synthesis and Verification Solutions since July 2017. Prior to this role, Stuart had been successfully managing the North American FAE team for Mentor/Siemens and Calypto Design Systems and was key to the growth achieved for the CSD products after the Calypto acquisition. Moving from the UK in 2001 to work at Mentor Graphics, Stuart held the position of Technical Marketing Engineer, initially on the Precision RTL synthesis product for 6 years and later on Catapult for 5 years. He has held various engineering and application engineering roles ASIC and FPGA RTL hardware design and verification. Stuart graduated from Brunel University, London, with a Bachelors of Science.

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

DVCon 2025:  A must for hardware design and verification engineers
Blog Post

DVCon 2025: A must for hardware design and verification engineers

I've attended every DVCon US conference since its inception, over 30 years ago. I've also given keynotes at DVCon India.…